View EVAL-ADT7316EB_8344807.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

0.5c accurate digital temperature sensor and quad voltage output 12-/10-/8-bit dacs adt7316/adt7317/adt7318 rev. b information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2003C2007 analog devices, inc. all rights reserved. features adt7316four 12-bit dacs adt7317four 10-bit dacs adt7318four 8-bit dacs buffered voltage output guaranteed monotonic by design over all codes 10-bit temperature-to-digital converter temperature range: ?40c to +120c temperature sensor accuracy of 0.5c supply range: 2.7 v to 5.5 v dac output range: 0 v to 2 v ref power-down current : <10 a internal 2.28 v ref option double-buffered input logic buffered/unbuffered reference input option power-on reset to 0 v simultaneous update of outputs ( ldac function) on-chip rail-to-rail output buffer amplifier i 2 c?-, smbus-, spi?-, qspi?-, microwire?-, and dsp- compatible 4-wire serial interface smbus packet error checking (pec) compatible 16-lead qsop applications portable battery-powered instruments personal computers telecommunications systems electronic test equipment domestic appliances process control pin configuration 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 v out -a v ref -ab cs d+ v dd gnd v out -b v out -d v ref -cd scl/sclk int/int d? ldac dout/add sda/din v out -c top view (not to scale) adt7316/ adt7317/ adt7318 02661-006 figure 1. general description the adt7316/adt7317/adt7318 1 combine a 10-bit temperature-to-digital converter and a quad 12-/10-/8-bit dac, respectively, in a 16-lead qsop. this includes a band gap temperature sensor and a 10-bit adc to monitor and digitize the temperature reading to a resolution of 0.25c. the adt7316/ adt7317/adt7318 operate from a single 2.7 v to 5.5 v supply. the output voltage of the dac ranges from 0 v to 2 v ref , with an output voltage settling time of 7 s typically. the adt7316/ adt7317/adt7318 provide two serial inter- face options, a 4-wire serial interface that is compatible with spi, qspi, microwire, and dsp interface standards, and a 2-wire smbus/i 2 c interface. they feature a standby mode that is controlled via the serial interface. the reference for the four dacs is derived either internally or from two reference pins (one per dac pair). the outputs of all dacs may be updated simultaneously using the software ldac function or external ldac pin. the adt7316/adt7317/ adt7318 incorporate a power-on-reset circuit that ensures the dac output powers up to 0 v and remains there until a valid write takes place. the adt7316/adt7317/adt7318 wide supply voltage range, low supply current, and spi-/i 2 c-compatible interface make them ideal for a variety of applications, including personal computers, office equipment, and domestic appliances. 1 protected by the foll owing u.s. patent numbers: 5,764,174; 5,867,012; 6,097,239; 6,169,442.
adt7316/adt7317/adt7318 rev. b | page 2 of 44 table of contents features .............................................................................................. 1 applications....................................................................................... 1 pin configuration............................................................................. 1 general description ......................................................................... 1 revision history ............................................................................... 2 specifications..................................................................................... 3 functional block diagram .............................................................. 8 dac ac characteristics.................................................................. 9 absolute maximum ratings.......................................................... 10 esd caution................................................................................ 10 pin configuration and function descriptions........................... 11 terminology .................................................................................... 12 typical performance characteristics ........................................... 14 theory of operation ...................................................................... 19 power-up calibration................................................................ 19 conversion speed....................................................................... 19 functional descriptionvoltage output ................................... 20 digital-to-analog converters................................................... 20 digital-to-analog section ......................................................... 20 resistor string ............................................................................. 20 dac external reference inputs ............................................... 20 output amplifier........................................................................ 21 thermal voltage output ........................................................... 21 functional descriptionmeasurement...................................... 23 temperature sensor ................................................................... 23 v dd monitoring .......................................................................... 23 on-chip reference .................................................................... 24 round robin measurement...................................................... 24 single-channel measurement .................................................. 24 temperature measurement method ........................................ 24 temperature value format ....................................................... 25 interrupts..................................................................................... 26 registers........................................................................................... 27 register descriptions................................................................. 28 serial interface ................................................................................ 36 serial interface selection ........................................................... 36 i 2 c serial interface ..................................................................... 36 spi serial interface ..................................................................... 37 layout considerations................................................................... 41 outline dimensions ....................................................................... 42 ordering guide .......................................................................... 42 revision history 1/07rev. a to rev. b updated format..................................................................universal changes to table 3.......................................................................... 10 changes to internal t high limit register (read/write) [address 0x25] section .................................................................. 33 changes to internal t low limit register (read/write) [address 0x26] section .................................................................. 33 changes to external t high limit register (read/write) [address 0x27] section .................................................................. 33 external t low limit register (read/write) [address 0x28] section.............................................................................................. 37 changes to spi interface section.................................................. 38 updated outline dimensions ....................................................... 42 changes to ordering guide .......................................................... 42 6/04rev. 0 to rev. a u pdated format...................................................................... universal internal v ref value change................................................... universal change to equation in thermal voltage output section..............21 changes to outline dimensions .......................................................40 8/03revision 0: initial version
adt7316/adt7317/adt7318 rev. b | page 3 of 44 specifications temperature ranges for a version: C40c to +120c. v dd = 2.7 v to 5.5 v, gnd = 0 v, refin = 2.25 v, unless otherwise noted. table 1. parameter 1 min typ max unit conditions/comments dac dc performance 2 , 3 adt7318 resolution 8 bits relative accuracy 0.15 1 lsb differential nonlinearity 0.02 0.25 lsb guaranteed monotonic over all codes. adt7317 resolution 10 bits relative accuracy 0.5 4 lsb differential nonlinearity 0.05 0.5 lsb guaranteed monotonic over all codes. adt7316 resolution 12 bits relative accuracy 2 16 lsb differential nonlinearity 0.02 0.9 lsb guaranteed monotonic over all codes. offset error 0.4 2 % of fsr gain error 0.4 2 % of fsr lower dead band 20 65 mv lower dead band exists only if offset error is negative. see figure 2 . upper dead band 60 100 mv upper dead band exists if v ref = v dd and offset plus gain error is positive. see figure 3 . offset error drift ? 12 ppm of fsr/c gain error drift ? 5 ppm of fsr/c dc power supply rejection ratio ? 60 db ? v dd = 10%. dc crosstalk 200 v see figure 6 . thermal characteristics internal temperature sensor internal reference used. averaging on. accuracy at v dd = 3.3 v 10% 1.5 c t a = 85c. 0.5 3 c t a = 0c to +85c. 2 5 c t a = ? 40c to +120c. accuracy at v dd = 5 v 5% 2 3 c t a = 0c to +85c. 3 5 c t a = ? 40c to +120c. resolution 10 bits equivalent to 0.25c. long-term drift 0.25 c drift over 10 years if part is operated at 55c. external temperature sensor external transistor = 2n3906. accuracy at v dd = 3.3 v 10% 1.5 c t a = +85c. 3 c t a = 0c to +85c. 5 c t a = ? 40c to +120c. accuracy at v dd = 5 v 5% 2 3 c t a = 0c to +85c. 3 5 c t a = ? 40c to +120c. resolution 10 bits equivalent to +0. 25c. output source current 180 a high level. 11 a low lev el. thermal voltage output 8-bit dac output resolution 1 c scale factor 8.79 mv/c 0 v to v ref output. t a = ? 40c to +120c. 17.58 mv/c 0 v to 2 v ref output. t a = ? 40c to +120c. 10-bit dac output resolution 0.25 c scale factor 2.2 mv/c 0 v to v ref output. t a = ? 40c to +120c. 4.39 mv/c 0 v to 2 v ref output. t a = ? 40c to +120c.
adt7316/adt7317/adt7318 rev. b | page 4 of 44 parameter 1 min typ max unit conditions/comments conversion times single channel mode. slow adc v dd 11.4 ms averaging (16 samples) on. 712 s averaging off. internal temperature 11.4 ms averaging (16 samples) on. 712 s averaging off. external temperature 24.22 ms averaging (16 samples) on 1.51 ms averaging off. fast adc v dd 712 s averaging (16 samples) on. 44.5 s averaging off. internal temperature 2.14 ms averaging (16 samples) on. 134 s averaging off. external temperature 14.25 ms averaging (16 samples) on. 890 s averaging off. round robin update rate 4 time to complete one measurement cycle through al l channels. slow adc at 25c 59.95 ms averaging on. 6.52 ms averaging off. fast adc at 25c 19.59 ms averaging on. 2.89 ms averaging off. dac external reference input 5 v ref input range 1 v dd v buffered reference mode. v ref input range 0.25 v dd v unbuffered reference mode. v ref input impedance 37 45 k unbuffered reference mode. 0 v to 2 v ref output range. 74 90 k unbuffered reference mode. 0 v to v ref output range. >10 m buffered reference mode and power-down mode. reference feedthrough ? 90 db frequency = 10 khz. channel-to-channel isolation ? 75 db frequency = 10 khz. on-chip reference reference voltage 5 2.2662 2.28 2.2938 v temperature coefficient 5 80 ppm/c output characteristics 5 output voltage 6 0.001 v dd to 0.001 v this is a measure of the minimum and maximum drive capability o f the output amplifier. dc output impedance 0.5 short-circuit current 25 ma v dd = 5 v. 16 ma v dd = 3 v. power-up time 2.5 s coming out of power-down mode. v dd = 5 v. 5 s coming out of power-down mode. v dd = 3.3 v. digital inputs 5 input current 1 a v in = 0 v to v dd . input low voltage, v il 0.8 v input high voltage, v ih 1.89 v pin capacitance 3 10 pf all dig ital inputs. scl, sda glitch rejection 50 ns input filtering suppresses noise spikes of less than 50 ns. ldac pulse width 20 ns edge triggered input.
adt7316/adt7317/adt7318 rev. b | page 5 of 44 parameter 1 min typ max unit conditions/comments digital output output high voltage, v oh 2.4 v i source = i sink = 200 a. output low voltage, v ol 0.4 v i ol = 3 ma. output high current, i oh 1 ma v oh = 5 v. output capacitance, c out 50 pf int/ int output saturation voltage 0.8 v i out = 4 ma. i 2 c timing characteristics 7 , 8 serial clock period, t 1 2.5 s fast-mode i 2 c. see figure 4 . data in setup time to scl high, t 2 50 ns data out stable after scl low, t 3 0 ns see figure 4 . sda low setup time to scl low (start condition), t 4 50 ns see figure 4 . sda high hold time after scl high (stop condition), t 5 50 ns see figure 4 . sda and scl fall time, t 6 300 ns see figure 4 . sda and scl rise time, t 6 300 9 ns see figure 4 . spi timing characteristics 10, 11 cs to sclk setup time, t 1 0 ns see figure 7 . sclk high pulse width, t 2 50 ns see figure 7 . sclk low pulse width, t 3 50 ns see figure 7 . data access time after sclk falling edge, t 4 12 35 ns see figure 7 . data setup time prior to sclk rising edge, t 5 20 ns see figure 7 . data hold time after sclk rising edge, t 6 0 ns see figure 7 . cs to sclk hold time, t 7 0 ns see figure 7 . cs to dout high impedance, t 8 40 ns see figure 7 . power requirements v dd 2.7 5.5 v v dd settling time 50 ms v dd settles to within 10% of its final voltage level. i dd (normal mode) 13 3 ma v dd = 3.3 v, v ih = v dd , and v il = gnd. 2.2 3 ma v dd = 5 v, v ih = v dd , and v il = gnd. i dd (power-down mode) 10 a v dd = 3.3 v, v ih = v dd , and v il = gnd. 10 a v dd = 5 v, v ih = v dd , and v il = gnd. power dissipation 10 mw v dd = 3.3 v, using normal mode. 33 w v dd = 3.3 v, using shutdown mode. 1 see the terminology section. 2 dc specifications tested with the outputs unloaded. 3 linearity is tested using a reduce d code range: adt7316 (code 115 to 4095); ad t7317 (code 28 to 1023); adt7318 (code 8 to 255) . 4 a round robin is the continuous sequential measurement of the following three channels: v dd , internal temperature, an d external temperature. 5 guaranteed by design and characterization, but not production tested. 6 for the amplifier output to reach its minimum voltage, the offset error must be negative. for the amplifier output to reach it s maximum voltage, v ref = v dd , offset plus gain error must be positive. 7 the sda and scl timing is measured with the inpu t filters turned on to meet the fast-mode i 2 c specification. switching off the in put filters improves the transfer rate, but has a negative effect on the emc behavior of the part. 8 guaranteed by design. not tested in production. 9 the interface is also capable of handling the i 2 c standard mode rise time specification of 1000 ns. 10 guaranteed by design and characterization, but not production tested. 11 all input signals are specified with tr = tf = 5 ns (10% to 90% of v dd ) and timed from a voltage level of 1.6 v. 12 measured with the load circuit of figure 5. 13 i dd specification is valid for all dac codes. interface inactive. all dacs active. load currents excluded.
adt7316/adt7317/adt7318 rev. b | page 6 of 44 amplifier footroom lower dead band codes negative offset error gain error + offset error actual output voltage negative offset error dac code ideal 02661-007 figure 2. dac transfer func tio n with negative offset actual gain error + offset error upper dead band codes output voltage positive offset error dac code full scale ideal 02661-008 figure 3. dac transfer function with positive offset (v ref = v dd ) scl t 4 t 2 t 1 t 3 t 5 t 6 sda data in sda data out 02661-002 figure 4. i 2 c bus timing diagram
adt7316/adt7317/adt7318 rev. b | page 7 of 44 200a i oh 1.6v to output pin c l 50pf 200a i ol 02661-004 figure 5. load circuit for access time and bus relinquish time 4.7k ? 4.7k ? v dd to dac output 200pf 02661-005 figure 6. load circuit for dac outputs t 1 t 2 t 3 t 5 t 6 t 4 t 7 t 8 d7 cs sclk din dout d6 d5 d4 d3 d2 d1 d0 x x x x x x x x xxxxxxxxd7d6d5d4d3d2d1 d0 02661-003 figure 7. spi bus timing diagram
adt7316/adt7317/adt7318 rev. b | page 8 of 44 functional block diagram v dd value register external temperature value register a-to-d converter internal temperature value register on-chip temperature sensor analog mux d ig it a l m u x limit comparator d ig it a l m u x dac a registers dac b registers dac c registers dac d registers gain select logic power- down logic d+ d? smbus/spi interface cs scl/sclk sda/din dout/add int/int status registers v dd sensor v dd gnd internal reference v ref -ab v ref -cd ldac 7 8 6 5 4 13 12 11 9 3 14 10 v out -d 15 v out -c 16 v out -b 1 v out -a 2 string dac a string dac b string dac c string dac d adt7316/ adt7317/ adt7318 address pointer register t high limit registers t low limit registers v dd limit registers control config. 1 register control config. 3 register control config. 2 register dac configuration register ldac configuration register interrupt mask registers 02661-001 figure 8.
adt7316/adt7317/adt7318 rev. b | page 9 of 44 dac ac characteristics guaranteed by design and characteri zation, but not production tested. v dd = 2.7 v to 5.5 v; r l = 4.7 k to gnd; c l = 200 pf to gnd; 4.7 k to v dd . all specifications t min to t max , unless otherwise noted. table 2. parameter 1 min typ (@ 25c) max unit conditions and comments output voltage settling time v ref = v dd = +5 v. adt7318 6 8 s 1/4 scale to 3/4 scale change (0 x40 to 0xc0). adt7317 7 9 s 1/4 scale to 3/ 4 scale change (0 x100 to 0x300). adt7316 8 10 s 1/4 scale to 3/4 scale change (0 x400 to 0xc00). slew rate 0.7 v/s major-code change glitch energy 12 nv-s 1 lsb change around major carry. digital feedthrough 0.5 digital crosstalk 1 nv-s analog crosstalk 0.5 nv-s dac-to-dac crosstalk 3 nv-s multiplying bandwidth 200 khz v ref = 2 v 0.1 v p-p. total harmonic distortion ?70 db v ref = 2.5 v 0.1 v p-p. frequency = 10 khz. 1 see terminology section.
adt7316/adt7317/adt7318 rev. b | page 10 of 44 absolute maximum ratings table 3. parameter rating v dd to gnd ?0.3 v to +7 v digital input voltage to gnd ?0.3 v to v dd + 0.3 v digital output voltage to gnd ?0.3 v to v dd + 0.3 v reference input voltage to gnd ?0.3 v to v dd + 0.3 v operating temperature range ?40c to +120c storage temperature range ?65c to +150c junction temperature 16-lead qsop 150c power dissipation 1 (t j max ? t a )/ ja thermal impedance 2 ja junction-to-ambient 105.44c/w jc junction-to-case 38.8c/w ir reflow soldering peak temperature 220c (0/5c) time at peak temperature 10 sec to 20 sec ramp-up rate 2c/sec to 3c/sec ramp-down rate ?6c/sec ir reflow soldering (pb-free package) peak temperature 260c (+ 0c) time at peak temperature 20 sec to 40 sec ramp-up rate 3c/sec maximum ramp-down rate C6c/sec maximum time 25c to peak temperature 8 minutes maximum 1 values relate to package being used on a 4-layer board. 2 junction-to-case resistance is applicable to components featuring a preferential flow direction, for ex ample, components mounted on a heat sink. junction-to-ambient resistance is more useful for air-cooled, pcb- mounted components. stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. table 4. i 2 c address selection add pin i 2 c address low 1001 000 float 1001 010 high 1001 011 esd caution
adt7316/adt7317/adt7318 rev. b | page 11 of 44 pin configuration and fu nction descriptions 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 v out -a v ref -ab cs d+ v dd gnd v out -b v out -d v ref -cd scl/sclk int/int d? ldac dout/add sda/din v out -c top view (not to scale) adt7316/ adt7317/ adt7318 02661-006 figure 9. pin configuration qsop table 5. pin function descriptions pin no. mnemonic description 1 v out -b buffered analog output voltage from dac b. the output amplifier has rail-to-rail operation. 2 v out -a buffered analog output voltage from dac a. the output amplifier has rail-to-rail operation. 3 v ref -ab reference input pin for dac a and dac b. it may be configured as a buffered or unbuffered input to both dac a and d ac b. it has an input range from 0.25 v to v dd in unbuffered mode and from 1 v to v dd in buffered mode. dac a and dac b default on power-up to this pin. 4 cs spi active low control input. this is the frame synchronization signal for the input data. when cs goes low, it enables the input register, and data is transferred in on the rising edges and out on the falling edges of the subsequent serial clocks. it is recommend ed that this pin be tied high to v dd when operating the serial interface in i 2 c mode. 5 gnd ground reference point for all circuitry on the part. analog and digital ground. 6 v dd positive supply voltage, 2.7 v to 5.5 v. the supply should be decoupled to ground. 7 d+ positive connection to external temperature sensor. 8 d? negative connection to external temperature sensor. 9 ldac active low control input that transfers the contents of th e input r egisters to their respective dac registers. a falling edge on this pin forces any or all dac registers to be updated if the input registers have new data. a minimum pulse width of 20 ns must be applied to the ldac pin to ensure proper loading of a dac register. this allows simultaneous update of all dac outputs. bit c3 of the control configuration 3 register enables the ldac pin. default is with the ldac pin controlling the loading of dac registers. 10 int/ int over-limit interrupt. the output polarity of this pin can be set to giv e an active low or active high interrupt when temperature or v dd limits are exceeded. default is active low. open-drain outputneeds a pull-up resistor. 11 dout/add dout: spi serial data output. l ogic output. data is clocked out of any regi ster at this pin. data is clocked out on the falling edge of sclk. open-drain outputneeds a pull-up resistor. add: i 2 c serial bus address selection pin. logic input. a low on this pin gives the address 1001 000, leaving it floating gives the address 1001 010, and setting it high gives the address 1001 011. the i 2 c address set up by the add pin is not latched by the device until after this addr ess has been sent twice. on the eighth scl cycle of the second valid communication, the serial bus address is latched in. any subsequent changes on this pin have no affect on the i 2 c serial bus address. 12 sda/din sda: i 2 c serial data input. i 2 c serial data that is loaded into the device registers is provided on this input. open- drain configurationneeds a pull-up resistor. din: spi serial data input. se rial da ta to be loaded into the device regi sters is provided on this input. data is clocked into a register on the rising edge of sclk . open-drain configurationneeds a pull-up resistor. 13 scl/sclk serial clock input. this is the clock inp ut f or the serial port. the serial clock is used to clock data out of any register of the adt7316/adt7317/adt7318 and also to clock data into any register that can be written to. open-drain configuration; needs a pull-up resistor. 14 v ref -cd reference input pin for dac c and dac d. it can be configured as a buffered or unbuffered input to both dac c and d ac d. it has an input range from 0.25 v to v dd in unbuffered mode and from 1 v to v dd in buffered mode. dac c and dac d default, on power-up, to this pin. 15 v out -d buffered analog output voltage from dac d. the output amplifier has rail-to-rail operation. 16 v out -c buffered analog output voltage from dac c. the output amplifier has rail-to-rail operation.
adt7316/adt7317/adt7318 rev. b | page 12 of 44 terminology relative accuracy relative accuracy or integral nonlinearity (inl) is a measure of t he maximum deviation, in lsbs, from a straight line passing through the endpoints of the dac transfer function. typical inl vs. code plots can be seen in figure 10 , figure 11 , and figure 12 . differential nonlinearity (dnl) differential nonlinearity is the difference between the measured cha nge and the ideal 1 lsb change between any two adjacent codes. a specified differential nonlinearity of 0.9 lsb maximum ensures monotonicity. typical dac dnl vs. code plots can be seen in figure 13 , figure 14 , and figure 15 . offset error this is a measure of the offset error of the dac and the output a mplifier (see figure 2 and figure 3 ). it can be negative or p ositive. it is expressed as a percentage of the full-scale range. gain error this is a measure of the span error of the dac. it is the devia- t ion in slope of the actual dac transfer characteristic from the ideal. it is expressed as a percentage of the full-scale range. offset error drift this is a measure of the change in offset error with changes in t emperature. it is expressed in ppm of full-scale range/c. gain error drift this is a measure of the change in gain error with changes in t emperature. it is expressed in ppm of full-scale range/c. long term temperature drift this is a measure of the change in temperature error with the p assage of time. it is expressed in degrees celsius. the concept of long term stability has been used for many years to describe by what amount an ics parameter would shift during its lifetime. this is a concept that has been typically applied to both voltage references and monolithic temperature sensors. unfortunately, integrated circuits cannot be evaluated at room temperature (25c) for 10 years or so to determine this shift. as a result, manufacturers very typically perform accelerated lifetime testing of integrated circuits by operating ics at elevated tem- peratures (between 125c and 150c) over a shorter period of time (typically between 500 and 1000 hours). as a result of this operation, the lifetime of an integrated circuit is significantly accelerated due to the increase in rates of reaction within the semiconductor material. dc power supply rejection ratio (psrr) this indicates how the output of the dac is affected by changes i n the supply voltage. psrr is the ratio of the change in v out to a change in v dd for full-scale output of the dac. it is measured in decibels. v ref is held at 2 v and v dd is varied 10%. dc crosstalk this is the dc change in the output level of one dac in response t o a change in the output of another dac. it is measured with a full-scale output change on one dac while monitoring another dac. it is expressed in microvolts. reference feedthrough this is the ratio of the amplitude of the signal at the dac output to t he reference input when the dac output is not being updated (that is, ldac is high). it is expressed in decibels. channel-to-channel isolation this is the ratio of the amplitude of the signal at the output of one dac to a sine wave on the reference input of another dac. it is measured in decibels. major-code transition glitch energy major-code transition glitch energy is the energy of the impulse i njected into the analog output when the code in the dac register changes state. it is normally specified as the area of the glitch in nv-s and is measured when the digital code is changed by 1 lsb at the major carry transition (01111 to 10000 or 100...00 to 01111). digital feedthrough digital feedthrough is a measure of the impulse injected into t he analog output of a dac from the digital input pins of the device but is measured when the dac is not being written to. it is specified in nv-s and is measured with a full-scale change on the digital input pins, that is, from all 0s to all 1s or vice versa. digital crosstalk this is the glitch impulse transferred to the output of one dac a t midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another dac. it is measured in standalone mode and is expressed in nv-s. analog crosstalk this is the glitch impulse transferred to the output of one dac d ue to a change in the output of another dac. it is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa) while keeping ldac high. pulse ldac low and monitor the output of the dac whose digital code was not changed. the area of the glitch is expressed in nv-s. dac-to-dac crosstalk this is the glitch impulse transferred to the output of one dac d ue to a digital code change and subsequent output change of another dac. this includes both digital and analog crosstalk. it is measured by loading one of the dacs with a full-scale code change (all 0s to all 1s and vice versa) with ldac low and monitoring the output of another dac. the energy of the glitch is expressed in nv-s.
adt7316/adt7317/adt7318 rev. b | page 13 of 44 multiplying bandwidth the amplifiers within the dac have a finite bandwidth. the m ultiplying bandwidth is a measure of this. a sine wave on the reference (with full-scale code loaded to the dac) appears on the output. the multiplying bandwidth is the frequency at which the output amplitude falls to 3 db below the input. total harmonic distortion this is the difference between an ideal sine wave and its a ttenuated version using the dac. the sine wave is used as the reference for the dac, and the thd is a measure of the harmonics present on the dac output. it is measured in decibels. round robin this term is used to describe the adt7316/adt7317/ adt7318 cycling through the available measurement channels in sequence, taking a measurement on each channel. dac output settling time this is the time required, following a prescribed data change, fo r the output of a dac to reach and remain within 0.5 lsb of the final value. a typical prescribed change is from 1/4 scale to 3/4 scale.
adt7316/adt7317/adt7318 rev. b | page 14 of 44 typical performance characteristics 0.20 05 01 0 01 5 0 dac code inl error (lsb) 200 250 ?0.20 ?0.15 ?0.10 ?0.05 0 0.05 0.10 0.15 0 2661-009 figure 10. adt7318 typical inl plot 0.6 0 200 400 600 dac code inl error (lsb) 800 1000 ?0.6 ?0.4 ?0.2 0 0.2 0.4 0 2661-010 figure 11. adt7317 typical inl plot 2.5 0 500 1000 1500 2000 2500 3000 3500 4000 dac code inl error (lsb) ?2.5 ?2.0 ?1.5 ?1.0 ?0.5 0 0.5 1.0 1.5 2.0 0 2661-011 figure 12. adt7316 typical inl plot 0.10 0 50 100 150 200 250 dac code dnl error (lsb) ?0.10 ?0.08 ?0.06 ?0.04 ?0.02 0 0.02 0.04 0.06 0.08 0 2661-012 figure 13. adt7318 typical dnl plot 0.3 0 200 400 600 800 1000 dac code dnl error (lsb) ?0.3 ?0.2 ?0.1 0 0.1 0.2 0 2661-013 figure 14. adt7317 typical dnl plot 1.0 0 500 1000 1500 2000 2500 3000 3500 4000 dac code dnl error (lsb) ?1.0 ?0.8 ?0.6 ?0.4 ?0.2 0 0.2 0.4 0.6 0.8 0 2661-014 figure 15. adt7316 typical dnl plot
adt7316/adt7317/adt7318 rev. b | page 15 of 44 0.30 1.01.52.02.53.03.54.04.55.0 v ref (v) error (lsb) ?0.10 ?0.05 0 0.05 0.10 0.15 0.20 0.25 inl wcp dnl wcp dnl wcn inl wcn 0 2661-015 figure 16. adt7318 inl error and dnl error vs. v ref 0.14 ?40 110 80 50 20 ?10 temperature (c) error (lsb) ?0.06 ?0.04 ?0.02 0 0.02 0.04 0.06 0.08 0.10 0.12 dnl wcn inl wcp dnl wcp inl wcn 0 2661-016 figure 17. adt7318 inl error and dnl error vs. temperature 0 ?40 120 100 80604020 0 ?20 temperature (c) error (lsb) ?1.8 ?1.6 ?1.4 ?1.2 ?1.0 ?0.8 ?0.6 ?0.4 ?0.2 offset error gain error 0 2661-017 figure 18. offset error and gain error vs. temperature error (lsb) ?20 ?15 ?10 ?5 0 5 10 2.7 3.3 3.6 4.0 v dd (v) 4.5 5.0 5.5 offset error gain error v ref = 2.25v 0 2661-018 figure 19. offset error and gain error vs. v dd source current sink current 2.505 dac output (v) 2.465 2.470 2.475 2.480 2.485 2.490 2.495 2.500 0123 current (ma) 45 6 v dd = 5v v ref = 5v dac output loaded to midscale 02661-019 figure 20. v out source and sink current capability 1.98 0 4000 3500 3000 2500 2000 1500 1000 500 dac code i cc (ma) 1.86 1.88 1.90 1.92 1.94 1.96 dac output unloaded dac output loaded 0 2661-020 figure 21. supply current vs. dac code
adt7316/adt7317/adt7318 rev. b | page 16 of 44 2.00 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 v cc (v) i cc (ma) 1.75 1.80 1.85 1.90 1.95 adc off, dac outputs at 0v 0 2661-021 figure 22. supply current vs. supply voltage @25c 7 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 v cc (v) i cc (a) 0 1 2 3 4 5 6 0 2661-022 figure 23. power-down current vs. supply voltage @ 25c 4.0 02 4 6 81 time (s) dac output (v) 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 0 0 2661-023 figure 24. half-scale settling (1/4 to 3/4 scale code change) 1.8 dac output (v) 0.8 1.0 1.2 1.4 1.6 0.6 02 4 time (s) 681 0.4 0.2 0 0 02661-024 figure 25. exiting power-down to midscale 0.4700 024681 time (s) dac output (v) 0.4650 0.4655 0.4660 0.4665 0.4670 0.4675 0.4680 0.4685 0.4690 0.4695 0 0 2661-025 figure 26. adt7316 major-code transition glitch energy (0. 11 to 10000) 0.4730 024681 time (s) dac output (v) 0.4685 0.4690 0.4695 0.4700 0.4705 0.4710 0.4715 0.4720 0.4725 0 0 2661-026 figure 27. adt7316 major-code transition glitch energy (10 000 to 01111)
adt7316/adt7317/adt7318 rev. b | page 17 of 44 0 full-scale error (mv) ?12 ?10 ?8 ?6 ?4 ?2 123 v ref (v) 45 v dd = 5v t a = 25c 0 2661-027 figure 28. full-scale error vs. v ref 2.329 01 2 3 4 time (s) dac output (v) 2.322 2.323 2.324 2.325 2.326 2.327 2.328 5 v dd = 5v v ref = 5v dac output loaded to midscale 0 2661-028 figure 29. dac-to - dac crosstalk ?10 ac psrr (db) ?60 ?50 ?40 ?30 ?20 0 1 10 100 frequency (khz) 100mv ripple on v cc v ref = 2.25v v dd = 3.3v temperature = 25c 02661-029 figure 30. psrr vs. supply ripple frequency 1.5 temperature error (c) ?1.0 ?0.5 0 0.5 1.0 ?30 0 40 temperature (c) 85 120 internal temperature @ 3.3v internal temperature @ 5v external temperature @ 5v external temperature @ 3.3v 02661-030 figure 31. temperature error @ 3.3 v and 5 v 15 temperature error (c) ?10 ?5 0 5 10 ?15 ?20 ?25 01020 pcb track resistance (m ? ) 30 40 50 60 70 80 90 100 d+ to v cc d+ to gnd v dd = 3.3v temperature = 25c 02661-031 figure 32. external temperature error vs. pcb track resistance 0 5 10 15 20 25 capacitance (nf) temperature error (c) ?60 ?50 ?40 ?30 ?20 ?10 0 30 35 40 45 50 v dd = 3.3v 0 2661-032 figure 33. external temperature error vs. capacitance between d+ and d ?
adt7316/adt7317/adt7318 rev. b | page 18 of 44 10 temperature error (c) 0 2 4 6 8 ?2 ?4 ?6 1 100 200 noise frequency (hz) 300 400 500 600 v dd = 3.3v common-mode voltage = 100mv 02661-033 140 temperature (c) 40 60 80 100 120 20 01020 time (s) 30 40 50 0 60 internal temperature external temperature t e m p e r a t u r e o f e n v i r o n m e n t c h a n g e d h e r e 0 2661-036 figure 37. temperature sensor response to thermal shock figure 34. external temperature error vs. common-mode noise frequency 0 attenuation (db) ?25 ?20 ?15 ?10 ?5 1 10 100 1k 10k 100k 1m 10m frequency (hz) 0 2661-037 70 temperature error (c) 20 30 40 50 60 10 0 ?10 1 100 200 noise frequency (mhz) 300 400 500 600 v dd = 3.3v differential-mode voltage = 100mv 02661-034 figure 38. multiplying bandwidth (sma ll-signal frequency response) figure 35. external temperature error vs. differential-mode noise frequency 0.6 temperature error (c) ?0.4 ?0.2 0 0.2 0.4 ?0.6 1 100 200 noise frequency (hz) 300 400 500 600 250mv v dd = 3.3v 02661-035 figure 36. internal temperature error vs. power supply noise frequency
adt7316/adt7317/adt7318 rev. b | page 19 of 44 theory of operation directly after the power-up calibration routine, the adt7316/ adt7317/adt7318 go into idle mode. in this mode, the device is not performing any measurements and is fully powered up. all four dac outputs are at 0 v. to begin monitoring, write to the control configuration 1 r egister (address 0x18), and set bit c0 = 1. the adt7316/ adt7317/adt7318 go into their power-up default measure- ment mode, which is round robin. the device proceeds to take measurements on the v dd channel, the internal temperature sensor channel, and the external temperature sensor channel. once it finishes taking measurements on the external tempera- ture sensor channel, the device immediately loops back to start taking measurements on the v dd channel and repeats the same cycle as before. this loop continues until the monitoring is stopped by resetting bit c0 of the control configuration 1 register to 0. it is also possible to continue monitoring as well as switching to sin gle-channel mode by writing to the control configuration 2 register (address 0x19) and setting bit c4 = 1. further explana- tion of the single-channel and round robin measurement modes is given in later sections. all measurement channels have averaging enabled on power-up. averaging forces the device to take an average of 16 readings before giving a final measured result. to disable averaging and consequently decrease the conversion time by a factor of 16, set c5 = 1 in the control configuration 2 register. controlling the dac outputs can be done by writing to the dac ms b and lsb registers (address 0x10 to address 0x17). the power-up default setting is to have a low going pulse on the ldac pin controlling the updating of the dac outputs from the dac registers. alternatively, users can configure the updating of the dac outputs to be controlled by means other than the ldac pin by setting c3 = 1 of the control configuration 3 register (address 0x1a). the dac configuration register (address 0x1b), and the ldac configuration register (address 0x1c) can then be used to control the dac updating. these two registers also control the output range of the dacs, enabling or disabling the external reference buffer, and selecting between the internal or external reference. dac a and dac b outputs can be configured to give a voltage output proportional to the temperature of the internal and external temperature sensors, respectively. the dual serial interface defaults to the i 2 c protocol on power- up. to select and lock in the spi protocol, follow the selection process as described in the serial interface selection section. the i 2 c protocol cannot be locked in, while the spi protocol, when selected, is automatically locked in. the interface can only be switched back to be i 2 c when the device is powered off and on. when using i 2 c, the cs pin should be tied to either v dd or gnd. there are a number of different operating modes on the adt7316/ad t7317/adt7318 devices, and all of them can be controlled by the configuration registers. these features consist of enabling and disabling interrupts, polarity of the int/ int pin, enabling and disabling the averaging on the measurement channels, smbus timeout, and software reset. power-up calibration it is recommended that no communication to the part is initiated until approximately 5 ms after v dd has settled to within 10% of its final value. it is generally accepted that most systems take a maximum of 50 ms to power-up. power-up time is directly related to the amount of decoupling on the voltage supply line. during the 5 ms after v dd has settled, the part performs a cali- bration routine; any communication to the device interrupts this routine and can cause erroneous temperature measurements. if it is not possible to have v dd at its nominal value by the time 50 ms has elapsed, or that communication to the device has started prior to v dd settling, then it is recommended that a measurement be taken on the v dd channel before a tempera ture measurement is taken. the v dd measurement is used to calibrate out any temperature measurement error due to different supply voltage values. conversion speed the internal oscillator circuit used by the adc has the capa- bility to output two different clock frequencies. this means that the adc is capable of running at two different speeds when performing a conversion on a measurement channel. thus, the time taken to perform a conversion on a channel can be reduced by setting c0 of control configuration 3 register (address 0x1a). this increases the adc clock speed from 1.4 khz to 22 khz. at the higher clock speed, the analog filters on the d+ and d? input pins (external temperature sensor) are switched off. this is why the power-up default setting is to have the adc working at the slow speed. the typical times for fast and slow adc speeds are given in the specifications section. the adt7316/adt7317/adt7318 power up with averaging o n. this means every channel is measured 16 times and inter- nally averaged to reduce noise. the conversion time can also be sped up by turning the averaging off; to do so, set bit c5 of the control configuration 2 register (address 0x19) to 1.
adt7316/adt7317/adt7318 rev. b | page 20 of 44 functional descriptionvoltage output digital-to-analog converters the adt7316/adt7317/adt7318 have four resistor-string dacs fabricated on a cmos process, with resolutions of 12, 10, and 8 bits, respectively. they contain four output buffer amplifiers and are written to via an i 2 c serial interface or an spi serial interface. see the serial interface selection section fo r more information. the adt7316/adt7317/adt7318 operate from a single supply o f 2.7 v to 5.5 v, and the output buffer amplifiers provide rail- to-rail output swing with a slew rate of 0.7 v/s. dac a and dac b share a common external reference input, namely v ref -ab. dac c and dac d share a common external reference input, namely v ref -cd. each reference input may be buffered to draw virtually no current from the reference source or unbuffered to give a reference input range from gnd to v dd . the devices have a power-down mode in which all dacs may be turned off completely with a high impedance output. each dac output is not updated until it receives the ldac co mmand. therefore, while a new value is written to the dac registers, this value is not represented by a voltage output until the dacs receive the ldac command. reading back from any dac register prior to issuin g an ldac command results in the digital value that corresponds to the dac output voltage. therefore, the digital value written to the dac register cannot be read back until after the ldac command has been initiated. this ldac command can be given by either pulling the ldac pin low (falling edge loads dacs), setting up bit d4 and bit d5 of the dac configuration register (address 0x1b), or using the ldac configuration register (address 0x1c). when using the ldac pin to control dac register loading, the low going pulse width should be 20 ns minimum. the ldac pin has to go high and low again before the dac registers can be reloaded. buffer select signal v ref -ab int v ref reference buffer gain mode (gain = 1 or 2) v out -a output buffer amplifier dac register input register resistor string 0 2661-038 figure 39. single dac channel architecture digital-to-analog section the architecture of a dac channel consists of a resistor string dac followed by an output buffer amplifier. the voltage at the v ref pin or the on-chip reference of 2.28 v provides the reference voltage for the corresponding dac. figure 39 shows a block dia gram of the dac architecture. because the input coding to the dac is straight binary, the ideal output voltage is given by n ref out dv v 2 = where: d = t he decimal equivalent of the binary code that is loaded to the dac register: 0 to 255 for adt7318 (8 bits). 0 t o 1023 for adt7317 (10 bits). 0 to 4095 for adt7316 (12 bits). n = th e dac resolution. resistor string the resistor string section is shown in figure 40 . it is a string of r esistors, each approximately 603 . the digital code loaded to the dac register determines the node on the string where the voltage is tapped off to be fed into the output amplifier. the voltage is tapped off by closing one of the switches connecting the string to the amplifier. because it is a string of resistors, it is guaranteed monotonic. r r r r r to output amplifier 02661-039 figure 40. resistor string dac external reference inputs there is a reference pin for each pair of dacs. the reference inputs are buffered, but can also be individually configured as unbuffered. the advantage with the buffered input is the high impedance it presents to the voltage source driving it. however, if the unbuffered mode is used, the user can have a reference voltage as low as 0.25 v and as high as v dd , because there is no restriction due to headroom and footroom of the reference amplifier. if there is a buffered reference in the circuit, there is no need to use the on-chip buffers. in unbuffered mode, the input impedance is still large at typically 90 k per reference input for 0 v to v ref output mode and 45 k for 0 v to 2 v ref output mode.
adt7316/adt7317/adt7318 rev. b | page 21 of 44 c1 d+ low-pass filter f c = 65khz bias diode v dd to adc v out+ v out? remote sensing transistor (2n3906) optional capacitor, up to 3nf max. can be added to improve high frequency noise rejection in noisy environments d? i n i i bias 02661-041 figure 41. signal conditioning for external diode temperature sensors the buffered/unbuffered option is controlled by the dac configuration register (address 0x1b; see the registers s ection). the ldac configuration register controls the selection between internal and external voltage references. the default setting is for external reference to be selected. string dac a string dac b v ref -ab 2.25v internal v ref 02661-040 figure 42. dac reference buffer circuit output amplifier the output buffer amplifier is capable of generating output voltages to within 1 mv of either rail. its actual range depends on the value of v ref , gain, and offset error. if a gain of 1 is selected (bit 0 to bit 3 = 0, dac configuration r egister, address 0x1b), the output range is 0.001 v to v ref . if a gain of 2 is selected (bit 0 to bit 3 = 1, dac configuration r egister, address 0x1b), the output range is 0.001 v to 2 v ref . because of clamping, however, the maximum output is limited to v dd C 0.001 v. the output amplifier is capable of driving a load of 4.7 k to v dd or 4.7 k to gnd in parallel with 200 pf to gnd (see figure 6 ). the source and sink capabilities of the output a mplifier can be seen in figure 20 . the slew rate is 0.7 v/s with a half-scale settling time to 0.5 ls b (at 8 bits) of 6 s. thermal voltage output the adt7316/adt7317/adt7318 are capable of outputting voltages that are proportional to temperature. the dac a output can be configured to represent the temperature of the internal sensor while dac b output can be configured to represent the external temperature sensor. bit c5 and bit c6 of the control configuration 3 register select the temperature proportional to output voltage. each time a temperature measurement is taken, the dac output is updated. the out- put resolution for the adt7318 is 8 bits with the 1c change corresponding to the 1 lsb change. the output resolution for the adt7316 and adt7317 is capable of 10 bits with a 0.25c change corresponding to the 1 lsb change. the default output resolution for the adt7316 and adt7317 is 8 b its. to increase this to 10 bits, set c1 = 1 of the control configuration 3 register (address 0x1a). the default output range is 0 v to v ref -ab, and this can be increased to 0 v to 2 v ref -ab. the user can select the internal v ref (v ref = 2.28 v) by setting d4 = 1 in the ldac configuration register (address 0x1c). increasing the output voltage span to 2 v ref can be done by setting d0 = 1 for dac a (internal temperature sensor), and d1 = 1 for dac b (external temperature sensor) in the dac configuration register (address 0x1b). the output voltage is capable of tracking a maximum tem- p erature range of ?128c to +127c, but the default setting is ?40c to +127c. if the output voltage range is 0 v to v ref -ab (v ref -ab = 2.25 v), then this corresponds to 0 v representing ?40c, and 1.48 v representing +127c. this gives an upper dead band between 1.48 v and v ref -ab. the internal and external analog temperature offset registers ca n be used to vary this upper dead band, and consequently, the temperature that 0 v corresponds to. table 6 and table 7 g ive examples of how this is done using a dac output voltage span of v ref and 2 v ref , respectively. write in the temperature value, in twos complement format, at which 0 v is to start. for example, if using the dac a output with 0 v to start at ?40c, program 0xd8 into the internal analog temperature offset regis- ter (address 0x21). this is an 8-bit register, and thus, only has a temperature offset resolution of 1c for all device models. use the following formulas to determine the value to program into the offset registers.
adt7316/adt7317/adt7318 rev. b | page 22 of 44 negative temperatures 128temp)v(0)(code register offset + = dec where d7 of offset register code is set to 1 for negative temperatures. example: () () x580d8812840dec ==+?= code register offset because a negative temperature is input into the equation, db7 (msb) of the offset register code is set to 1. therefore, 0x58 becomes 0xd8: () 8xd017db580 =+ x positive temperatures () tempv0dec = code register offset example: () 0x0ad10dec == code register offset the following equation is used to work out the various temperatures for the corresponding 8-bit dac output: 8- bit temp = ( dac o/p 1 lsb ) + (0 v temp) for example, if the output is 1.5 v, v ref -ab = 2.25 v, 8-bit dac has an lsb size = 2.25 v/256 = 8.79 10 C3 , and 0 v temp is at ?128c, then the resultant temperature is ( ) () c43128 1079.85.1 3 o +=?+ ? the following equation is used to work out the various temperatures for the corresponding 10-bit dac output 10-bit temp = (( dac o/p 1 lsb ) 0.25) + (0 v temp) for example, if the output is 0.4991 v, v ref -ab = 2.25 v, 10-bit dac has an lsb size = 2.25 v/1024 = 2.197 10 -3 , and 0 v temp is at ?40c, then the resulting temperature is ( ) ( ) () c75.164025.010197.24991.0 3 o =?+ ? table 6. thermal voltage output (0 v to v ref -ab) output voltage (v) default (c) max (c) sample (c) 0 ?40 ?128 0 0.5 +17 ?71 +56 1 +73 ?15 +113 1.12 +87 ?1 +127 1.47 +127 +39 udb 1 1.5 udb 1 +42 udb 1 2 udb 1 +99 udb 1 2.25 udb 1 +127 udb 1 1 upper dead band has been reached. dac output is not capable of increasing (see figure 3). table 7. thermal voltage output (0 v to 2 v ref -ab) output voltage (v) default (c) max (c) sample (c) 0 ?40 ?128 0 0.25 ?26 ?114 +14 0.5 +12 ?100 +28 0.75 +3 ?85 +43 1 +17 ?71 +57 1.12 +23 ?65 +63 1.47 +43 ?45 +83 1.5 +45 ?43 +85 2 +73 ?15 +113 2.25 +88 0 +127 2.5 +102 +14 udb 1 2.75 +116 +28 udb 1 3 udb 1 +42 udb 1 3.25 udb 1 +56 udb 1 3.5 udb 1 +70 udb 1 3.75 udb 1 +85 udb 1 4 udb 1 +99 udb 1 4.25 udb 1 +113 udb 1 4.5 udb 1 +127 udb 1 1 upper dead band has been reached. dac output is not capable of increasing (see figure 3). figure 43 shows the dac output vs. temperature for a v ref -ab = 2.25 v. temperature (c) dac output (v) 0 0.15 ?128 ?110 ?90 ?70 ?50 ?30 ?10 10 30 50 70 90 110 127 0.30 0.45 0.60 0.75 0.90 1.05 1.20 1.35 1.50 1.65 1.80 1.95 2.10 2.25 0v = ?128c 0v = ?40c 0v = 0c 02661-042 figure 43. 10-bit dac output vs. temperature, v ref -ab = 2.25 v
adt7316/adt7317/adt7318 rev. b | page 23 of 44 functional descriptionmeasurement temperature sensor the adt7316/adt7317/adt7318 contain an adc with spe- cial input signal conditioning to enable operation with external and on-chip diode temperature sensors. when the adt7316/ adt7317/adt7318 are operating in single-channel mode, the adc continually processes the measurement taken on one channel only. this channel is preselected by bit c0 and bit c1 in the control configuration 2 register (address 0x19). when in round robin mode, the analog input multiplexer sequentially selects the v dd input channel, the on-chip temperature sensor to measure its internal temperature, and the external tempera- ture sensor. these signals are digitized by the adc and the results stored in the various value registers. the measured results are compared with the internal and ext ernal, t high and t low , limits. these temperature limits are stored in on-chip registers. if the temperature limits are not masked out, any out-of-limit comparisons generate flags that are stored in the interrupt status 1 register (address 0x00). one or more out-of-limit results cause the int/ int output to pull either high or low depending on the output polarity setting. theoretically, the temperature measuring circuit can measure t emperatures from ?128c to +127c with a resolution of 0.25c. temperatures outside t a , however, are outside the guaranteed operating temperature range of the device. temperature meas- urement from ?128c to +127c is possible using an external sensor. temperature measurement is initiated by three methods. the first m ethod is applicable when the part is in single-channel meas- urement mode. the temperature is measured 16 times and internally averaged to reduce noise. in single-channel mode, the part continuously monitors the selected channel, that is, as soon as one measurement is taken, then another one is started on the same channel. the total time to measure a temperature channel with the adc operating at slow speed is typically 11.4 ms (712 s 16) for the internal temperature sensor, and 24.22 ms (1.51 ms 16) for the external temperature sensor. the new temperature value is stored in two 8-bit registers and ready for reading by the i 2 c or spi interface. the user can disable the averaging by setting bit 5 = 1 in the control con- figuration 2 register (address 0x19). the adt7316/adt7317/ adt7318 default on power-up, with the averaging enabled. the second temperature measurement method is applicable w hen the part is in round robin measurement mode. the part measures both the internal and external temperature sensors as it cycles through all possible measurement channels. the two temperature channels are measured each time the part runs a round robin sequence. in round-robin mode, the part continuously measures all channels. the third temperature measurement method is initiated after e very read or write to the part when the part is in either single- channel measurement mode or round robin measurement mode. once serial communication has started, any conversion in pro- gress is stopped and the adc reset. conversion starts again immediately after the serial communication has finished. the temperature measurement proceeds normally as described earlier. v dd monitoring the adt7316/adt7317/adt7318 can monitor their own power supplies. the parts measure the voltage on their v dd pin to a resolution of 10 bits. the resulting value is stored in two 8-bit registers: the 2 lsbs are stored in the internal temperature va lu e / v dd value register (address 0x03) and the 8 msbs are stored in the v dd value register msbs register (address 0x06). this allows the user to perform a 1-byte read if 10-bit resolution is not important. the measured result is compared with v high and v low limits. if the v dd interrupt is not masked out, any out- of-limit comparison generates a flag in the interrupt status 2 register (address 0x10), and one or more out-of-limit results cause the int/ int output to pull either high or low depending on the output polarity setting. measuring the voltage on the v dd pin is regarded as monitoring a channel. therefore, along with the internal and external tem- perature sensors, the v dd voltage makes up the third and final monitoring channel. the user can select the v dd channel for single-channel measurement by setting bit c4 = 1 and setting bit c0 to bit c2 to all 0s in the control configuration 2 register (address 0x19). when measuring the v dd value, the reference for the adc is sourced from the internal reference. table 8 shows the data fo rmat. as the maximum v dd voltage measurable is 7 v, internal scaling is performed on the v dd voltage to match the 2.28 v internal reference value. an example of how the transfer function works follows. v dd = 5 v adc reference = 2.28 v 1 lsb = adc r eference /2 10 = 2.28/1024 = 2.226 mv scale factor = f ull-scale v cc / adc reference = 7/2.28 = 3.07 conversion result = v dd /( scale facto r lsb size) = 5/(3.07 2.226 mv) = 0x2db
adt7316/adt7317/adt7318 rev. b | page 24 of 44 table 8. v dd data format, v ref = 2.28 v digital output v dd value (v) binary hex 2.5 01 0110 1110 16e 3.0 01 1011 0111 1b7 3.5 10 0000 0000 200 4.0 10 0100 1001 249 4.5 10 1001 0010 292 5.0 10 1101 1100 2dc 5.5 11 0010 0101 325 6.0 11 0110 1110 36e 6.5 11 1011 0111 3b7 7.0 11 1111 1111 3ff on-chip reference the adt7316/adt7317/adt7318 have an on-chip 1.2 v band gap reference that is gained up by a switched capacitor amplifier to give an output of 2.28 v. the amplifier is powered up for the duration of the device monitoring phase and is powered down once monitoring is disabled. this saves on current consump- tion. the internal reference is used as the reference for the adc. the adc is used for measuring v dd and the internal and external temperature sensors. the internal reference is always used when measuring v dd , and the internal and exter- nal temperature sensors. the external reference is the default power-up reference for the dacs. round robin measurement on power-up, the adt7316/adt7317/adt7318 go into round robin mode, but monitoring is disabled. setting bit c0 of the configuration 1 register (address 0x18) to 1 enables conversions. it sequences through the three channels of v dd , the internal temperature sensor, and the external temperature sensor and takes a measurement from each. once the conversion is completed on the external temperature sensor, the device loops around for another measurement cycle on all three channels. (this method of taking a measurement on all three channels in one cycle is called round robin.) setting bit 4 of the control configura- tion 2 register (address 0x19) disables the round-robin mode and in turn sets up the single -channel mode. the single-channel mode is where only one channel (for example, the internal tem- perature sensor) is measured in each conversion cycle. the time taken to monitor all channels is typically not of in terest, because the most recently measured value can be read at any time. for applications where the round-robin time is important, typ ical times at 25c are given in the specifications section. bias diode internal sense transisto r v dd to adc v out+ v out? i n i i bias 02661-043 figure 44. top level structure of int ernal temperature sensors single-channel measurement setting c4 of the control configuration 2 register (address 0x19) enables the single-channel mode and allows the adt7316/ adt7317/ adt7318 to focus on one channel only. a channel is selected by writing to bit c0 and bit c1 in the control con- figuration 2 register. for example, to select the v dd channel for monitoring, write to the control configuration 2 register and set c4 = 1 (if this has not been done), then write all 0s to bit c0 to bit c1. all subsequent conversions are done on the v dd channel only. to change the channel selection to the internal tempera- ture channel, write to the control configuration 2 register and set c0 = 1. when measuring in single-channel mode, conversions on the channel selected occur directly after each other. any communication to the adt7316/adt7317/ adt7318 stops the conversions, but they are restarted once the read or write operation is completed. temperature measurement method internal temperature measurement the adt7316/adt7317/adt7318 contain an on-chip, band gap temperature sensor whose output is digitized by the on-chip adc. the temperature data is stored in the internal temperature value register. as both positive and negative temperatures can be measured, the temperature data is stored in twos comple- ment format, as shown in table 9 . the thermal characteristics o f the measurement sensor can change, and therefore an offset is added to the measured value to enable the transfer function to match the thermal characteristics. this offset is added before the temperature data is stored. the offset value used is stored in the internal temperature offset register. external temperature measurement the adt7316/adt7317/adt7318 can measure the tempera- ture of one external diode sensor or diode-connected transistor. the forward voltage of a diode or diode-connected transistor, o perated at a constant current, exhibits a negative temperature coefficient of about C2 mv/c. unfortunately, the absolute value of v be varies from device to device, and individual calibration is required to null this out, so the technique is unsuitable for mass production.
adt7316/adt7317/adt7318 rev. b | page 25 of 44 the technique used in the adt7316/adt7317/adt7318 is to measure the change in v be when the device is operated at two different currents. this is given by v be = kt/q ln (n) where: k is b oltzmanns constant. q is the charge on the carrier. t is the absolute temperature in kelvin. n is the ratio of the two currents. figure 41 shows the input signal conditioning used to measure t he output of an external temperature sensor. this figure shows the external sensor as a discrete substrate transistor. if a pnp transistor is used, the base is connected to the d? input and the emitter to the d+ input. if an npn transistor is used, the emitter is connected to the d? input and the base to the d+ input. a 2n3906 is recommended to be used as the external transistor. to prevent ground noise interfering with the measurement, the m ore negative terminal of the sensor is not referenced to ground, but is biased above ground by an internal diode at the d? input. as the sensor is operating in a noisy environment, c1 is pro- vided as a noise filter. see the layout considerations section on fo r more information on c1. to me asure v be , the sensor is switched between operating currents of i and n i. the resulting waveform is passed through a low-pass filter to remove noise, then to a chopper stabilized amplifier that performs the functions of amplification and rectification of the waveform to produce a dc voltage pro- portional to v be . this voltage is measured by the adc to give a temperature output in 10-bit twos complement format. to further reduce the effects of noise, digital filtering is performed by averaging the results of 16 measurement cycles. temperature value format one lsb of the adc corresponds to 0.25c. the adc can theo- retically measure a temperature span of 255c. the internal temperature sensor is guaranteed to a low value limit of ?40c. it is possible to measure the full temperature span using the external temperature sensor. the temperature data format is shown in table 9 . the result of the internal or external tempera- t ure measurements is stored in the temperature value registers and is compared with limits programmed into the internal or external high and low registers. table 9. temperature data format (internal and external tem perature) temperature digital output db9..........db0 ?40c 11 0110 0000 ?25c 11 1001 1100 ?10c 11 1101 1000 ?0.25c 11 1111 1111 0c 00 0000 0000 0.25c 00 0000 0001 10c 00 0010 1000 25c 00 0110 0100 50c 00 1100 1000 75c 01 0010 1100 100c 01 1001 0000 105c 01 1010 0100 125c 01 1111 0100 temperature conversion formula positive temperature = adc code/4 negative temperature = (adc code ? 512)/4 where db9 is removed from the adc code in the negative t emperature equation.
adt7316/adt7317/adt7318 rev. b | page 26 of 44 interrupts the measured results from the internal temperature sensor, external temperature sensor, and the v dd pin are compared with the t high /v high (greater than comparison) and t low /v low (less than or equal to comparison) limits. an interrupt occurs if the measurement exceeds or equals the limit registers. these limits are stored in on-chip registers. note that the limit registers are 8 bits long, while the conversion results are 10 bits long. if the limits are not masked out, then any out-of-limit comparisons generate flags that are stored in the interrupt status 1 register (address 0x00) and the interrupt status 2 register (address 0x01 ). one or more out-of-limit results cause the int/ int output to pull either high or low depending on the output polarity setting. it is good design practice to mask out interrupts for channels that are of no concern to the application. figure 45 shows the interrupt structure for the adt7316/ adt7317/ad t7318. it shows a block diagram of how the various measurement channels affect the int/ int pin. control configuration register 1 interrupt mask registers status bits interrupt status register 1 (temp and ext. diode check) watchdog limit comparisons external temp v dd diode fault int/int enable bit int/int (latched output) status bit interrupt status register 2 (v dd ) internal temp s/w reset read reset 0 2661-044 figure 45. adt7316/adt7317/adt7318 interrupt structure
adt7316/adt7317/adt7318 rev. b | page 27 of 44 registers the adt7316/adt7317/adt7318 contain registers that are used to store the results of external and internal temperature measurements, v dd value measurements, high and low tem- perature and supply voltage limits. they also set output dac voltage levels, configure multipurpose pins, and generally control the device. a description of these registers follows. the register map is divided into registers of 8 bits. each register has i ts own individual address, but some consist of data that is linked with other registers. these registers hold the 10-bit con- version results of measurements taken on the temperature and v dd channels. for example, the 8 msbs of the v dd measurement are stored in v dd value register msbs register (address 0x06), while the 2 lsbs are stored in internal temperature value/v dd value lsbs register address 0x03. these types of registers are linked in that when the lsb register is read first, the msb regis- ters associated with that lsb register are locked out to prevent any updates. to unlock these msb registers, the user has only to read any one of them, which effectively unlocks all previously locked-out msb registers. therefore, for the example given earlier, if register 0x03 is read first, msb register 0x06 and register 0x07 are locked out to prevent any updates to them. if register 0x06 is read, then this register and register 0x07 would be subsequently unlocked. lock associated msb registers first read command lsb register output data 02661-046 figure 46. phase 1 of 10-bit read unlock associated msb registers second read command msb register output data 02661-047 figure 47. phase 2 of 10-bit read if an msb register is read first, its corresponding lsb register is not locked out, allowing the user to read back only 8 bits (msb) of a 10-bit conversion result. reading an msb register first does not lock out other msb registers, and likewise, reading an lsb register first does not lock out other lsb registers. table 10. list of adt7316/ adt7317/adt73 18 registers rd/wr address name power-on defau lt 0x00 interrupt status 1 0x00 0x01 interrupt status 2 0x00 0x02 reserved 0x00 0x03 internal temp and v dd lsbs 0x00 0x04 external temp lsbs 0x00 0x05 reserved 0x00 0x06 v dd msbs 0xxx 0x07 internal temp msbs 0x00 0x08 external temp msbs 0x00 0x09 to 0x0f reserved 0x00 0x10 dac a lsbs ( adt7316/adt7317 only) 0x00 0x11 dac a msbs 0x00 0x12 dac b lsbs ( adt7316/adt7317 only) 0x00 0x13 dac b msbs 0x00 0x14 dac c lsbs ( adt7316/adt7317 only) 0x00 0x15 dac c msbs 0x00 0x16 dac d lsbs ( adt7316/adt7317 only) 0x00 0x17 dac d msbs 0x00 0x18 control configuration 1 0x00 0x19 control configuration 2 0x00 0x1a control configuration 3 0x00 0x1b dac configuration 0x00 0x1c ldac configuration 0x00 0x1d interrupt mask 1 0x00 0x1e interrupt mask 2 0x00 0x1f internal temp offset 0x00 0x20 external temp offset 0x00 0x21 internal analog temp offset 0xd8 0x22 external analog temp offset 0xd8 0x23 v dd v high limit 0xc7 0x24 v dd v low limit 0x62 0x25 internal t high limit 0x64 0x26 internal t low limit 0xc9 0x27 external t high limit 0xff 0x28 external t low limit 0x00 0x29 to 0x4c reserved 0x4d device id 0x01/0x09/0x05 0x4e manufacturers id 0x41 0x4f silicon revision 0xxx 0x50 to 0x7e reserved 0x00 0x7f spi lock status 0x00 0x80 to 0xff reserved 0x00
adt7316/adt7317/adt7318 rev. b | page 28 of 44 register descriptions the bit maps in this section show the register default settings at power-up, unless otherwise noted. interrupt status 1 register (read-only) [address 0x00] t his 8-bit, read-only register reflects the status of some of the interrupts that can cause the int/ int pin to go active. this register is reset by a read operation, provided that any out-of- limit event has been corrected. it is also reset by a software reset. table 11. interrupt status 1 register d7 d6 d5 d4 d3 d2 d1 d0 n/a n/a n/a 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 12. interrupt status 1 register bit function d0 1 when internal temperature value exceeds t high limit. any internal temperature reading greater than the limit set causes an out-of-limit event. d1 1 when internal temperature value exceeds t low limit. any internal temperature reading less than or equal to the limit set causes an out-of-limit event. d2 1 when external temperature value exceeds t high limit. the default value for this limit register is C1c, so any external temperature reading greater than the limit set causes an out-of-limit event. d3 1 when external temperature value exceeds t low limit. the default value for this limit register is 0c, so any external temperature reading less than or equal to the limit set causes an out-of-limit event. d4 1 indicates a fault (open or short) for the external temper ature sensor. interrupt status 2 register (read-only) [address 0x01] this 8-bit, read-only register reflects the status of the v dd interrupt that can cause the int/ int pin to go active. this register is reset by a read operation, provided that any out-of- limit event has been corrected. it is also reset by a software reset. table 13. interrupt status 2 register d7 d6 d5 d4 d3 d2 d1 d0 n/a n/a n/a 0 1 n/a n/a n/a n/a 1 default settings at power-up. table 14. interrupt status 2 register bit descriptions bit function d4 1 when v dd value is greater than the corresponding v high limit. 1 when v dd is less than or equal to the corresponding v low limit. internal temperature value/v dd value register lsbs (read-only) [address 0x03] this 8-bit, read-only register stores the 2 lsbs of the 10-bit temperature reading from the internal temperature sensor and the 2 lsbs of the 10-bit supply voltage reading. table 15. internal temperature/v dd lsbs d7 d6 d5 d4 d3 d2 d1 d0 n/a n/a n/a n/a v1 lsb t1 lsb n/a n/a n/a n/a 0 1 0 1 0 1 0 1 1 default settings at power-up. table 16. internal temperature/v dd lsbs bit descriptions bit function d0 lsb of internal temperature value. d1 b1 of internal temperature value. d2 lsb of v dd value. d3 b1 of v dd value. external temperature value register lsbs (read-only) [address 0x04] this 8-bit, read-only register stores the 2 lsbs of the 10-bit temperature reading from the external temperature sensor. table 17. external temperature lsbs d7 d6 d5 d4 d3 d2 d1 d0 n/a n/a n/a n/a n/a n/a t1 lsb n/a n/a n/a n/a n/a n/a 0 1 0 1 1 default settings at power-up. table 18. external temperature lsbs bit descriptions bit function d0 lsb of external temperature value. d1 b1 of external temperature value. v dd value register msbs (read-only) [address 0x06] this 8-bit, read-only register stores the supply voltage value. the 8 msbs of the 10-bit value are stored in this register. table 19. v dd value msbs d7 d6 d5 d4 d3 d2 d1 d0 v9 v8 v7 v6 v5 v4 v3 v2 x 1 x 1 x 1 x 1 x 1 x 1 x 1 x 1 1 loaded with v dd value after power-up. internal temperature value register msbs (read-only) [address 0x07] this 8-bit, read-only register stores the internal temperature value from the internal temperature sensor in twos complement format. the 8 msbs of the 10-bit value are stored in this register. table 20. internal temperature value msbs d7 d6 d5 d4 d3 d2 d1 d0 t9 t8 t7 t6 t5 t4 t3 t2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up.
adt7316/adt7317/adt7318 rev. b | page 29 of 44 external temperature value register msbs (read-only) [address 0x08] this 8-bit, read-only register stores the external temperature value from the external temperature sensor in twos complement format. the 8 msbs of the 10-bit value are stored in this register. table 21. external temperature value msbs d7 d6 d5 d4 d3 d2 d1 d0 t9 t8 t7 t6 t5 t4 t3 t2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. dac a register lsbs (read/write) [address 0x10] this 8-bit read/write register contains the 4/2 lsbs of the adt7316/adt7317 dac a word, respectively. the value in this register is combined with the value in the dac a register msbs and converted to an analog voltage on the v out -a pin. on power-up, the voltage output on the v out -a pin is 0 v. table 22. dac a (adt7316) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b3 b2 b1 lsb n/a n/a n/a n/a 0 1 0 1 0 1 0 1 n/a n/a n/a n/a 1 default settings at power-up. table 23. dac a (adt7317) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b1 lsb n/a n/a n/a n/a n/a n/a 0 1 0 1 n/a n/a n/a n/a n/a n/a 1 default settings at power-up. dac a register msbs (read/write) [address 0x11] this 8-bit read/write register contains the 8 msbs of the dac a word. the value in this register is combined with the value in the dac a register lsbs and converted to an analog voltage on the v out -a pin. on power-up, the voltage output on the v out -a pin is 0 v. table 24. dac a msbs d7 d6 d5 d4 d3 d2 d1 d0 msb b8 b7 b6 b5 b4 b3 b2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. dac b register lsbs (read/write) [address 0x12] this 8-bit read/write register contains the 4/2 lsbs of the adt7316/adt7317 dac b word, respectively. the value in this register is combined with the value in the dac b register msbs and converted to an analog voltage on the v out -b pin. on power-up, the voltage output on the v out -b pin is 0 v. table 25. dac b (adt7316) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b3 b2 b1 lsb n/a n/a n/a n/a 0 1 0 1 0 1 0 1 n/a n/a n/a n/a 1 default settings at power-up. table 26. dac b (adt7317) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b1 lsb n/a n/a n/a n/a n/a n/a 0 1 0 1 n/a n/a n/a n/a n/a n/a 1 default settings at power-up. dac b register msbs (read/write) [address 0x13] this 8-bit read/write register contains the 8 msbs of the dac b word. the value in this register is combined with the value in the dac b register lsbs and converted to an analog voltage on the v out -b pin. on power-up, the voltage output on the v out -b pin is 0 v. table 27. dac b msbs d7 d6 d5 d4 d3 d2 d1 d0 msb b8 b7 b6 b5 b4 b3 b2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. dac c register lsbs (read/write) [address 0x14] this 8-bit read/write register contains the 4/2 lsbs of the adt7316/adt7317 dac c word, respectively. the value in this register is combined with the value in the dac c register msbs and converted to an analog voltage on the v out -c pin. on power-up, the voltage output on the v out -c pin is 0 v. table 28. dac c (adt7316) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b3 b2 b1 lsb n/a n/a n/a n/a 0 1 0 1 0 1 0 1 n/a n/a n/a n/a 1 default settings at power-up. table 29. dac c (adt7317) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b1 lsb n/a n/a n/a n/a n/a n/a 0 1 0 1 n/a n/a n/a n/a n/a n/a 1 default settings at power-up. dac c register msbs (read/write) [address 0x15] this 8-bit read/write register contains the 8 msbs of the dac c word. the value in this register is combined with the value in the dac c register lsbs and converted to an analog voltage on the v out -c pin. on power-up, the voltage output on the v out -c pin is 0 v. table 30. dac c msbs d7 d6 d5 d4 d3 d2 d1 d0 msb b8 b7 b6 b5 b4 b3 b2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up.
adt7316/adt7317/adt7318 rev. b | page 30 of 44 dac d register lsbs (read/write) [address 0x16] this 8-bit read/write register contains the 4/2 lsbs of the adt7316/adt7317 dac d word, respectively. the value in this register is combined with the value in the dac d register msbs and converted to an analog voltage on the v out -d pin. on power-up, the voltage output on the v out -d pin is 0 v. table 31. dac d (adt7316) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b3 b2 b1 lsb n/a n/a n/a n/a 0 1 0 1 0 1 0 1 n/a n/a n/a n/a 1 default settings at power-up. table 32. dac d (adt7317) lsbs d7 d6 d5 d4 d3 d2 d1 d0 b1 lsb n/a n/a n/a n/a n/a n/a 0 1 0 1 n/a n/a n/a n/a n/a n/a 1 default settings at power-up. dac d register msbs (read/write) [address 0x17] this 8-bit read/write register contains the 8 msbs of the dac d word. the value in this register is combined with the value in the dac d register lsbs and converted to an analog voltage on the v out -d pin. on power-up, the voltage output on the v out -d pin is 0 v. table 33. dac d msbs d7 d6 d5 d4 d3 d2 d1 d0 msb b8 b7 b6 b5 b4 b3 b2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. control configuration 1 register (read/write) [address 0x18] this configuration register is an 8-bit read/write register that is used to setup some of the operating modes of the adt7316/ adt7317/adt7318. table 34. control configuration 1 d7 d6 d5 d4 d3 d2 d1 d0 pd c6 c5 c4 c3 c2 c1 c0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 35. control configuration 1 bit descriptions bit function c0 this bit enables/disables conversions in round robin mode and singl e-channel mode. the adt7316/adt7317/ adt7318 power up in round-robin mode, but monitoring is not init iated until this bit is set. 0 = stop monitoring (default). 1 = start monitoring. c1:4 reserved. only write 0s. c5 0 = enable int/ int output. 1 = disable int/ int output. c6 configures int/ int output polarity. 0 = active low. 1 = active high. pd power-down bit. setting this bit to 1 puts the adt7316/ adt7317/adt7318 into standby mode. in this mode, both the adc and the dacs are fully powered down, but the serial interface is still operational. to power up the part again, write 0 to this bit. control configuration 2 register (read/write) [address 0x19] this configuration register is an 8-bit, read/write register that is used to set up some of the operating modes of the adt7316/ adt7317/adt7318. table 36. control configuration 2 d7 d6 d5 d4 d3 d2 d1 d0 c7 c6 c5 c4 c3 c2 c1 c0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 37. control configuration 2 bit function c0:1 in single-channel mode, these bits select between v dd , the internal temperature sensor, and the external temperature sensor for conversion. 00 = v dd (default). 01 = internal temperature sensor. 10 = external temperature sensor. 11 = reserved. c2:3 reserved. c4 selects between single-channel and round robin c onversion cycle. default is round robin. 0 = round robin. 1 = single channel. c5 default condition is to average every measurement on all ch annels 16 times. this bit disables this averaging. channels affected are temperature and v dd . 0 = enable averaging. 1 = disable averaging. c6 smbus timeout on the serial clock puts a 25 ms limit on the pulse width of the clock . ensures that a fault on the master scl does not lock up the sda line. smbus timeout. 0 = disable. 1 = enable smbus timeout. c7 software reset. setting this bit t o 1 causes a software reset. all registers and dac outputs reset to their default settings.
adt7316/adt7317/adt7318 rev. b | page 31 of 44 control configuration 3 register (read/write) [address 0x1a] this configuration register is an 8-bit read/write register that is used to set up some of the operating modes of the adt7316/ adt7317/adt7318. table 38. control configuration 3 d7 d6 d5 d4 d3 d2 d1 d0 c7 c6 c5 c4 c3 c2 c1 c0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 39. control configuration 3 bit function c0 selects between fast and normal adc conversion speeds f or all three monitoring channels. 0 = adc clock at 1.4 khz. 1 = adc clock at 22.5 khz. d+ and d? analog filters are disabled. c1 on the adt7316 and adt7317, this bit selects between 8-bit and 10-bit d ac output resolution on the thermal voltage output feature. default = 8 bits. this bit has no effect on the adt7318 output because this part has only an 8-bit dac. in the adt7318 case, write 0 to this bit. 0 = 8-bit resolution. 1 = 10-bit resolution. c2 reserved. only write 0. c3 0 = ldac pin controls updating of dac outputs. 1 = dac configuration register and ldac configuration register control the updating of the dac outputs. c4 reserved. only write 0. c5 setting this bit selects dac a voltage output to be pr oportional to the internal temperature measurement. c6 setting this bit selects dac b voltage output to be pr oportional to the external temperature measurement. c7 reserved. only write 0. dac configuration register (read/write) [address 0x1b] this configuration register is an 8-bit, read/write register that is used to control the output ranges of all four dacs and to control the loading of the dac registers if the ldac pin is disabled (bit c3 = 1, control configuration 3 register). table 40. dac configuration d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 41. dac configuration bit function d0 selects the output range of dac a. 0 = 0 v to v ref . 1 = 0 v to 2 v ref . d1 selects the output range of dac b. 0 = 0 v to v ref . 1 = 0 v to 2 v ref . d2 selects the output range of dac c. 0 = 0 v to v ref . 1 = 0 v to 2 v ref . d3 selects the output range of dac d. 0 = 0 v to v ref . 1 = 0 v to 2 v ref . d4:5 00 = msb write to any dac register generates an ldac c ommand, which updates that dac only. 01 = msb write to dac b or dac d register generates an ldac command, which updates dac a, dac b or dac c, dac d, respectively. 10 = msb write to dac d register generates an ldac command, which updates all 4 dacs. 11 = ldac command generated from ldac register. d6 setting this bit allows the external v ref to bypass the reference buffer when supplying dac a and dac b. d7 setting this bit allows the external v ref to bypass the reference buffer when supplying dac c and dac d. ldac configuration register (write-only) [address 0x1c] this configuration register is an 8-bit write register that is used to control the updating of the quad dac outputs if the ldac pin is disabled and bit d4 and bit d5 of the dac configuration register are both set to 1. it also selects either the internal or external v ref for all four dacs. bit d0 to bit d3 in this register are self-clearing, that is, reading back from this register always gives 0s for these bits. table 42. ldac configuration d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 43. ldac configuration bit function d0 writing 1 to this bit generates the ldac command to upda te the dac a output only. d1 writing 1 to this bit generates the ldac command to upda te the dac b output only. d2 writing 1 to this bit generates the ldac command to upda te the dac c output only. d3 writing 1 to this bit generates the ldac command to upda te the dac d output only. d4 selects either internal v ref or external v ref -ab for dac a, dac b, dac c and dac d. 0 = external v ref . 1 = internal v ref . d5:d7 reserved. only write 0s.
adt7316/adt7317/adt7318 rev. b | page 32 of 44 interrupt mask 1 register (read/write) [address 0x1d] this mask register is an 8-bit, read/write register that can be used to mask out any interrupts that can cause the int/ int pin to go active. table 44. interrupt mask 1 d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 45. interrupt mask 1 bit descriptions bit function d0 0 = enable internal t high interrupt. 1 = disable internal t high interrupt. d1 0 = enable internal t low interrupt. 1 = disable internal t low interrupt. d2 0 = enable external t high interrupt. 1 = disable external t high interrupt. d3 0 = enable external t low interrupt. 1 = disable external t low interrupt. d4 0 = enable external temp erature fault interrupt. 1 = disable external temperature fault interrupt. d5: 7 reserved. only write 0s. interrupt mask 2 register (read/write) [address 0x1e] this mask register is an 8-bit read/write register that can be used to mask out any interrupts that can cause the int/ int pin to go active. table 46. interrupt mask 2 d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. table 47. interrupt mask 2 bit descriptions bit function d0:d3 reserved. only write 0s. d4 0 = enable v dd interrupts. 1 = disable v dd interrupts. d5:7 reserved. only write 0s. internal temperature offset register (read/write) [address 0x1f] this register contains the offset value for the internal tempera- ture channel. a twos complement number can be written to this register which is then added to the measured result before it is stored or compared to limits. in this way, a one-point calibration can be done whereby the whole transfer function of the channel can be moved up or down. from a software point of view, this may be a very simple method to vary the characteristics of the measurement channel if the thermal characteristics change. as it is an 8-bit register, the temperature resolution is 1c. table 48. internal temperature offset d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. external temperature offset register (read/write) [address 0x20] this register contains the offset value for the external tempera- ture channel. a twos complement number can be written to this register which is then added to the measured result before it is stored or compared to limits. in this way, one-point calibration can be done whereby the whole transfer function of the channel can be moved up or down. from a software point of view, this may be a very simple method to vary the characteristics of the measurement channel if the thermal characteristics change. as it is an 8-bit register, the temperature resolution is 1c. table 49. external temperature offset d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. internal analog temperature offset register (read/write) [address 0x21] this register contains the offset value for the internal thermal voltage output. a twos complement number can be written to this register which is then added to the measured result before it is converted by dac a. varying the value in this register has the effect of varying the temperature span. for example, the output voltage can represent a temperature span of ?128c to +127c or even 0c to 127c. in essence, this register changes the position of 0 v on the temperature scale. anything other than ?128c to +127c produces an upper dead band on the dac a output. as it is an 8-bit register, the temperature resolution is 1c. the default value is ?40c. table 50. internal analog temperature offset d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 1 1 1 1 0 1 1 1 1 1 0 1 0 1 0 1 1 default settings at power-up.
adt7316/adt7317/adt7318 rev. b | page 33 of 44 external analog temperature offset register (read/write) [address 0x22] this register contains the offset value for the external thermal voltage output. a twos complement number can be written to this register which is then added to the measured result before it is converted by dac b. varying the value in this register has the affect of varying the temperature span. for example, the output voltage can represent a temperature span of ?128c to +127c or even 0c to 127c. in essence, this register changes the posi- tion of 0 v on the temperature scale. anything other than ?128c to +127c produces an upper dead band on the dac b output. as it is an 8-bit register, the temperature resolution is 1c. the default value is ?40c. table 51. external analog temperature d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 1 1 1 1 0 1 1 1 1 1 0 1 0 1 0 1 1 default settings at power-up. v dd v high limit register (read/write) [address 0x23] this limit register is an 8-bit read/write register that stores the v dd upper limit that causes an interrupt and activates the int/ int output (if enabled). for this to happen, the measured v dd value has to be greater than the value in this register. the default value is 5.46 v. table 52. v dd v high limit d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 1 1 default settings at power-up. v dd v low limit register (read/write) [address 0x24] this limit register is an 8-bit read/write register that stores the v dd lower limit that causes an interrupt and activates the int/ int output (if enabled). for this to happen, the measured v dd value has to be less than or equal to the value in this register. the default value is 2.7 v. table 53. v dd v low limit d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 1 1 1 1 0 1 0 1 0 1 1 1 0 1 1 default settings at power-up. internal t high limit register (read/write) [address 0x25] this limit register is an 8-bit read/write register that stores the twos complement of the internal temperature upper limit that causes an interrupt and activates the int/ int output (if enabled). for this to happen, the measured internal temperature value has to be greater than the value in this register. as it is an 8-bit register, the temperature resolution is 1c. the default value is 100c. positive temperature = li mit register code (dec) negative temperature = limit register code (dec) C 256 table 54. internal t high limit d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 1 1 1 1 1 0 1 0 1 1 1 0 1 0 1 1 default settings at power-up. internal t low limit register (read/write) [address 0x26] this limit register is an 8-bit, read/write register that stores the twos complement of the internal temperature lower limit that causes an interrupt and activates the int/ int output (if enabled). for this to happen, the measured internal temperature value has to be more negative than or equal to the value in this register. as it is an 8-bit register, the temperature resolution is 1c. the default value is ?55c. positive temperature = li mit register code (dec) negative temperature = limit register code (dec) C 256 table 55. internal t low limit d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 1 1 1 1 0 1 0 1 1 1 0 1 0 1 1 1 1 default settings at power-up. external t high limit register (read/write) [address 0x27] this limit register is an 8-bit, read/write register that stores the twos complement of the external temperature upper limit that causes an interrupt and activates the int/ int output (if enabled). for this to happen, the measured external tempera- ture value has to be greater than the value in this register. as it is an 8-bit register, the temperature resolution is 1c. the default value is ?1c. positive temperature = li mit register code (dec) negative temperature = limit register code (dec) C 256 table 56. external t high limit d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 default settings at power-up.
adt7316/adt7317/adt7318 rev. b | page 34 of 44 manufacturers id register (read-only) [address 0x4e] this register contains the manufacturers identification number. analog devices, inc.s id is 0x41. external t low limit register (read/write) [address 0x28] this limit register is an 8-bit, read/write register that stores the twos complement of the external temperature lower limit that causes an interrupt and activates the int/ int output (if enabled). for this to happen, the measured external temperature value has to be more negative than or equal to the value in this regis- ter. as it is an 8-bit register, the temperature resolution is 1c. the default value is 0c. silicon revision register (read-only) [address 0x4f] t his register is divided into the 4 lsbs representing the stepping and the 4 msbs representing the version. the stepping contains the manufacturers code for minor revisions or steppings to the silicon. the version is the adt7316/adt7317/ adt7318 version number. positive temperature = li mit register code (dec) negative temperature = limit register code (dec) C 256 spi lock status register (read-only) [address 0x7f] bi t d0 (lsb) of this read-only register indicates whether the spi interface is locked. writing to this register causes the device to malfunction. the default value is 0x00. table 57. external t low limit d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 0 = i 2 c interface. 1 = spi interface selected and locked. 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 default settings at power-up. device id register (read-only) [address 0x4d] this 8-bit, read-only register indicates which part the device is in the model range. adt7316 = 0x01, adt7317 = 0x09, and adt7318 = 0x05. cs sda scl add v dd v dd i 2 c address = 1001 000 10k ? 10k ? adt7316/ adt7317/ adt7318 02661-049 figure 48. typical i 2 c interface connection adt7316/ adt7317/ adt7318 sclk dout cs v dd lock and select spi spi framing edge 820 ? 820 ? 820 ? din 02661-050 figure 49. typical spi interface connection
adt7316/adt7317/adt7318 rev. b | page 35 of 44 a b cs (start high) spi locked on third rising edge c spi framing edge a b cs (start low) spi locked on third rising edge c spi framing edge 02661-048 figure 50. serial interfaceselecting and locking spi protocol 0 1r / w scl sda frame 1 serial bus address byte frame 2 address pointer register byte acknowledge by adt7316/adt7317/adt7318 acknowledge by adt7316/adt7317/adt7318 stop by master start by master 0 0 1 a2 a1 a p7 p6 p5 p4 p3 p2 p1 p0 9 19 1 02661-051 figure 51. i 2 cwriting to the address pointer register to select a register for a subsequent read operation
adt7316/adt7317/adt7318 rev. b | page 36 of 44 serial interface there are two serial interfaces that can be used on this part, the i 2 c and the spi interface. the device powers up with the serial interface in i 2 c mode, but it is not locked into this mode. to stay in i 2 c mode, it is recommended that the user ties the cs line to either v cc or gnd. it is not possible to lock the i 2 c mode, but it is possible to select and lock the spi mode. to select and lock the interface into the spi mode, a number o f pulses must be sent down the cs (pin 4) line. the following section describes how this is done. once the spi communication protocol has been locked in, it ca nnot be unlocked while the device is still powered up. bit d0 of the spi lock status register (address 0x7f) is set to 1 when a successful spi interface lock has been accomplished. to reset the serial interface, the user must power down the part and power up again. a software reset does not reset the serial interface. serial interface selection the cs line controls the selection between i 2 c and spi. figure 50 shows the selection process necessary to lock the sp i interface mode. to communicate to the adt7316/adt7317/adt7318 using t he spi protocol, send three pulses down the cs line, as shown in figure 50 . on the third rising edge (marked as c in figure 50 ), t he part selects and locks the spi interface. the user is limited to communicating to the device using the spi protocol. as per most spi standards, the cs line must be low during every spi communication to the adt7316/adt7317/ adt7318 and high all other times. typical examples of how to connect the dual interface as i 2 c or spi are shown in figure 48 and figure 49 . the following sections describe in detail how to use the i 2 c and spi protocols associated with the adt7316/adt7317/ adt7318. i 2 c serial interface like all i 2 c-compatible devices, the adt7316/adt7317/ adt7318 have a 7-bit serial address. the 4 msbs of this address for the adt7316/adt7317/adt7318 are set to 1001. the 3 lsbs are set by pin 11, add. the add pin can be configured three ways to give three different address options: low, floating, and high. setting the add pin low gives a serial bus address of 1001 000, leaving it floating gives the address 1001 010, and setting it high gives the address 1001 011. the recommended pull-up resistor value is 10 k. there is a programmable smbus timeout. when this is enabled th e smbus times out after 25 ms of no activity. to enable it, set bit 6 of the control configuration 2 register (address 0x19). the power-up default is with the smbus timeout disabled. the adt7316/adt7317/adt7318 support smbus packet er ror checking (pec) and its use is optional. it is triggered by supplying the extra clocks for the pec byte. the pec byte is calculated using crc-8. the frame clock sequence (fcs) conforms to crc-8 by the polynomial: c(x) = x 8 + x 2 + x 1 + 1 consult smbus for more information. the serial bus protocol operates as follows: 1. the mast er initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line sda while the serial clock line scl remains high. this indicates that an address/data stream follow. all slave peripherals connected to the serial bus respond to the start condition and shift in the next 8 bits, consisting of a 7-bit address (msb first) plus an r/ w bit, which determines the direction of the data transfer, that is, whether data is to be written to or read from the slave device. the peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit. all other devices on the bus now remain idle, while the selected device waits for data to be read from or written to it. if the r/ w bit is 0, the master writes to the slave device. if the r/ w bit is 1, the master reads from the slave device. 2. da ta is sent over the serial bus in sequences of nine clock pulses, 8 bits of data followed by an acknowledge bit from the receiver of data. transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-to-high transition when the clock is high may be interpreted as a stop signal. 3. w hen all data bytes have been read or written, stop condi- tions are established. in write mode, the master pulls the data line high during the 10th clock pulse to assert a stop condition. in read mode, the master device pulls the data line high during the low period before the ninth clock pulse. this is known as no acknowledge. the master takes the data line low during the low period before the 10th clock pulse, then high during the 10th clock pulse to assert a stop condition. any number of bytes of data may be transferred over the serial b us in one operation. however, reads and writes cannot be mixed in one operation because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation. the i 2 c address set up by the add pin is not latched by the device until after this address has been sent twice. on the eighth scl cycle of the second valid communication, the serial bus address is latched in. this is the scl cycle directly after the device has seen its own i 2 c serial bus address. any subsequent changes on this pin have no effect on the i 2 c serial bus address.
adt7316/adt7317/adt7318 rev. b | page 37 of 44 writing to the adt7316/adt7317/adt7318 depending on the register being written to, there are two different writes for the adt7316/adt7317/adt7318. it is not possible to do a block write to this part, that is, no i 2 c auto-increment. writing to the address pointer register for a subsequent read to read data from a particular register, the address pointer register must contain the address of that register. if it does not, the correct address must be written to the address pointer register by performing a single-byte write operation, as shown in figure 51 . the write operation consists of the serial bus address fol lowed by the address pointer byte. no data is written to any of the data registers. a read operation is then performed to read the register. writing data to a register all registers are 8-bit registers so only one byte of data can be written to each register. writing a single byte of data to one of these read/write registers consists of the serial bus address, the data register address written to the address pointer register, followed by the data byte written to the selected data register. this is illustrated in figure 52 . to write to a different register, anot her start or repeated start is required. if more than one byte of data is sent in one communication operation, the addressed register is repeatedly loaded until the last data byte is sent. reading data from th e adt7316/adt7317/adt7318 reading data from the adt7 316/adt7317/adt7318 is done in a 1-byte operation. reading back the contents of a register is shown in figure 56 . the register address previously had been s et up by a single byte write operation to the address pointer register. to read from another register, write to the address pointer register again to set up the relevant register address. therefore, block reads are not possible, that is, no i 2 c auto- increment. spi serial interface the spi serial interface of the adt7316/adt7317/adt7318 consists of four wires, cs , sclk, din, and dout. the cs is used to select the device when more than one device is connected to the serial clock and data lines. the cs is also used to distinguish between any two separate serial communications (see figure 58 ). th e sclk is used to clock data in and out of the part. the din line is used to write to the registers and the dout line is used to read data back from the registers. the recommended pull-up resistor value is between 500 to 820 . strong pull ups are needed when serial clock speeds (which are close to the maximum limit) are used or when the spi interface lines are experiencing large capacitive loading. larger resistor values can be used for pull-up resistors when the serial clock speed is reduced. the part operates in slave mode and requires an externally a pplied serial clock to the sclk input. the serial interface is designed to allow the part to be interfaced to systems that provide a serial clock that is synchronized to the serial data. there are two types of serial operations, a read and a write. c ommand words are used to distinguish between a read and a write operation, as shown in table 58 . address auto-increment is p ossible in spi mode. table 58. spi command words write read 0x90 (1001 0000) 0x91 (1001 0001) frame 1 serial bus address byte frame 2 address pointer register byte acknowledge by adt7316/adt7317/adt7318 acknowledge by adt7316/adt7317/adt7318 acknowledge by adt7316/adt7317/adt7318 stop by master frame 3 data byte sda (continued) scl (continued) scl sda start by master 1 0 0 1 a2 a1 a0 p7 p6 p5 p4 p3 p2 p1 p0 9 d7 d6 d5 d4 d3 d2 d1 d0 r/w 19 1 9 1 02661-052 figure 52. i 2 cwriting to the address pointer register followed by a single byte of data to the selected register
adt7316/adt7317/adt7318 rev. b | page 38 of 44 write operation figure 54 and figure 55 show the timing diagrams for a write o peration to the adt7316/adt7317/adt7318. data is clocked into the registers on the rising edge of sclk. when the cs line is high, the din and dout lines are in three-state mode. only when the cs goes from a high to a low does the part accept any data on the din line. in spi mode, the address pointer register is capable of an auto-increment to the next register in the register map without having to load the address pointer register each time. in figure 54 , the register address section provides the first r egister address that is written to. subsequent data bytes are written into sequential writable registers. therefore, after each data byte has been written into a register, the address pointer register auto-increments its value to the next available register. the address pointer register auto-increments from address 0x00 to address 0x3f and loops back to start all over again at address 0x00 when it reaches address 0x3f. 1 sda start by master stop by master no acknowledge by master acknowledge by adt7316/adt7317/adt7318 scl 9 0 0 1 a2 a1 a0 r/w d7 d6 d5 d4 d3 d2 d1 d0 frame 1 serial bus address byte frame 2 single data byte from adt7316/adt7317/adt7318 19 1 02661-053 figure 53. i 2 c reading a single byte of data from a selected register d7 d6 d5 d4 d3 d2 d1 d6 d5 d4 d3 d2 d1 d0 d0 d7 start 18 1 8 cs sclk din stop d7 d6 d5 d4 d3 d2 d1 d0 1 8 cs (continued) sclk (continued) data byte register address write command din (continued) 02661-054 figure 54. spiwriting to the address po inter register followed by a single byte of data to the selected register d7 din d6 d5 d4 d3 d2 d1 d6 d5 d4 d3 d2 d1 d0 d0 d7 sclk start write command register address 18 1 8 cs stop 02661-055 figure 55. spiwriting to the address p ointer register to select a regist er for a subsequent read operation
adt7316/adt7317/adt7318 rev. b | page 39 of 44 d7 d6 d5 d4 d3 d2 d1 x x x x x x x d0 x cs sclk din dout start read command data byte 1 18 1 8 x xx x x x x d6 d5 d4 d3 d2 d1 d0 xd7 stop 02661-056 figure 56. spi reading a single byte of data from a selected register d7 d6 d5 d4 d3 d2 d1 x x xx xx x d0 x cs sclk din dout start read command data byte 1 18 1 8 x xx x x x xd 6 d5 d4 d3 d2 d1 d0 x d7 cs (continued) sclk (continued) din (continued) dout (continued) stop data byte 2 x x x x x x x x 1 8 d7 d6 d5 d4 d3 d2 d1 d0 02661-057 figure 57. spireading two bytes of data from two sequential registers cs spi read operation write operation 02661-058 figure 58. spicorrect use of cs during spi communication read operation figure 56 and figure 57 show the timing diagrams necessary t o accomplish correct read operations. to read back from a register, first write to the address pointer register with the address of the register to read from, as shown in figure 53 . figure 56 shows the procedure for reading back a single byte o f data. the read command is first sent to the part during the first eight clock cycles. as the read command is being sent, irrelevant data is output onto the dout line. during the following eight clock cycles, the data contained in the register selected by the address pointer register is output onto the dout line. data is output onto the dout line on the falling edge of sclk. figure 57 shows the procedure when reading da ta from two sequential registers. multiple data reads are possible in spi interface mode as the address pointer register is auto-incremental. the address pointer register auto-increments from address 0x00 to address 0x3f and loops back to start all over again at address 0x00 when it reaches address 0x3f.
adt7316/adt7317/adt7318 rev. b | page 40 of 44 smbus/spi int/ int the adt7316/adt7317/adt7318 int/ int output is an interrupt line that signals an over-limit/under-limit event on any of the measurement channels if the interrupt on that event has not been disabled. th e adt7316/adt7317/adt7318 are slave-only devices and use the smbus/spi int/ int as their only means to signal other devices that an event has occurred. the int/ int pin has an open-drain configuration that allows the outputs of several devices to be wire-anded together when the int/ int pin is active low. use c6 of the control configu- ration 1 register (address 0x18) to set the active polarity of the int/ int output. the power-up default is active low. the int/ int output can be disabled or enabled by setting c5 of the control configuration 1 register (address 0x18) to 1 or 0, respectively. the int/ int output becomes active when either the internal temperature value, the external temperature value, or the v dd value exceeds the values in their corresponding t high /v high or t low /v low registers. the int/ int output goes inactive again when a conversion result indicates that all measurement channels are within their trip limits, and when the status register associ- ated with the out-of-limit event is read. the two interrupt status registers show which event caused the int/ int pin to go active. the int/ int output requires an external pull-up resistor. this can be connected to a voltage different from v dd provided that the maximum voltage rating of the int/ int output pin is not exceeded. the value of the pull-up resistor depends on the application but should be large enough to avoid excessive sink currents at the int/ int output, which can heat the chip and affect the temperature reading. smbus alert response the int/ int pin behaves the same way as a smbus alert pin when the smbus/i 2 c interface is selected. it is an open-drain output and requires a pull-up to v dd . several int/ int outputs can be wire-anded together so that the common line goes low if one or more of the int/ int outputs goes low. the polarity of the int/ int pin must be set for active low for a number of outputs to be wire-anded together. the int/ int output can operate as a smbalert function. slave devices on the smbus typically cannot signal to the master that they want to talk, but the smbalert function allows them to do so. smbalert is used in conjunction with the smbus general call address. one or more int/ int outputs can be connected to a common smbalert line connected to the master. when a smbalert line is pulled low by one of the devices, the following procedure occurs (see figure 59 ). master receives smbalert start alert response address rd ack device address master sends ara and read command device sends its address no ack stop 0 2661-059 figure 59. int/ int responds to smbalert ara 1. smbalert is pulled low. 2. the mast er initiates a read operation and sends the alert response address (ara = 0001 100). this is a general call address that must not be used as a specific device address. 3. the de vices whose int/ int output is low respond to the alert response address and the master reads its device address. because the device address is 7 bits long, an lsb of 1 is added. the address of the device is now known and it can be interrogated in the usual way. 4. if more than one devices int/ int output is low, the one with the lowest device address has priority, in accordance with typical smbus specifications. 5. on ce the adt7316/adt7317/adt7318 has responded to the alert response address, it resets its int/ int output, provided that the condition that caused the out-of-limit event no longer exists and the status register associated with the out-of-limit event is read. if the smbalert line remains low, the master sends the ara again. it continues to do this until all devices whose smbalert outputs were low have responded. master receives smbalert start alert response address rd ack device address master sends ara and read command device sends its address device ack ack pec no ack stop master ack master nack device sends its pec data 0 2661-060 figure 60. int/ int responds to smbalert ara with packet error checking (pec)
adt7316/adt7317/adt7318 rev. b | page 41 of 44 layout considerations digital boards can be electrically noisy environments, and care must be taken to protect the analog inputs from noise, particularly when measuring the very small voltages from a remote diode sensor. take the following precautions: ? p lace the adt7316/adt7317/adt7318 as close as possible to the remote sensing diode. provided that the worst noise sources, such as clock generators, data/address buses, and crts are avoided, this distance can be 4 inches to 8 inches. ? r oute the d+ and d ? tracks close together, in parallel, with grounded guard tracks on each side. provide a ground plane under the tracks if possible. ? u se wide tracks to minimize inductance and reduce noise pickup. a 10 mil track minimum width and spacing is recommended. gnd d+ d? gnd 10 mil 10 mil 10 mil 10 mil 10 mil 10 mil 10 mil 02661-045 figure 61. arrangement of signal tracks ? try to minimize the number of copper/solder joints, which can cause thermocouple effects. where copper/ solder joints are used, make sure that they are in both the d+ and d? paths and at the same temperature. thermocouple effects should not be a major problem as 1c corresponds to about 240 v, and thermocouple voltages are about 3 v/c of the temperature difference. unless there are two thermo- couples with a big temperature differential between them, thermocouple voltages should be much less than 200 mv. ? p lace 0.1 f bypass and 2200 pf input filter capacitors close to the adt7316/adt7317/adt7318. ? i f the distance to the remote sensor is more than 8 inches, the use of the twisted pair cable is recommended. this works for distances from 6 feet to 12 feet. ? f or really long distances (up to 100 feet), use shielded twisted pair, such as belden #8451 microphone cable. connect the twisted pair to d+ and d? and the shield to gnd close to the adt7316/adt7317/adt7318. leave the remote end of the shield unconnected to avoid ground loops. ? b ecause the measurement technique uses switched current sources, excessive cable and/or filter capacitance can affect the measurement. when using long cables, the filter capacitor may be reduced or removed. cable resistance can also introduce errors. series resistance o f 1 introduces about 0.5c error.
adt7316/adt7317/adt7318 rev. b | page 42 of 44 outline dimensions compliant to jedec standards mo-137-ab 16 9 8 1 pin 1 seating plane 0.010 0.004 0.012 0.008 0.025 bsc 0.010 0.006 0.050 0.016 8 0 coplanarity 0.004 0.065 0.049 0.069 0.053 0.197 0.193 0.189 0.158 0.154 0.150 0.244 0.236 0.228 figure 62. 16-lead shrink small outline package [qsop] (r q-16) dimensions shown in inches ordering guide model temperature r ange dac resol ution package d escription package option ordering quantity adt7318arq ?40c to +120c 8-bits 16-lead qsop rq-16 98 adt7318arq-reel ?40c to +120c 8-bits 16-lead qsop rq-16 2,500 adt7318arq-reel7 ?40c to +120c 8-bits 16-lead qsop rq-16 1,000 adt7318arqz 1 ?40c to +120c 8-bits 16-lead qsop rq-16 98 adt7318arqz-reel 1 ?40c to +120c 8-bits 16-lead qsop rq-16 2,500 adt7318arqz-reel7 1 ?40c to +120c 8-bits 16-lead qsop rq-16 1,000 adt7317arq ?40c to +120c 10-bits 16-lead qsop rq-16 98 adt7317arq-reel ?40c to +120c 10-bits 16-lead qsop rq-16 2,500 adt7317arq-reel7 ?40c to +120c 10-bits 16-lead qsop rq-16 1,000 adt7317arqz 1 ?40c to +120c 10-bits 16-lead qsop rq-16 98 adt7317arqz-reel 1 ?40c to +120c 10-bits 16-lead qsop rq-16 2,500 adt7317arqz-reel7 1 ?40c to +120c 10-bits 16-lead qsop rq-16 1,000 adt7316arq ?40c to +120c 12-bits 16-lead qsop rq-16 98 adt7316arq-reel ?40c to +120c 12-bits 16-lead qsop rq-16 1,000 adt7316arq-reel7 ?40c to +120c 12-bits 16-lead qsop rq-16 1,000 adt7316arqz 1 ?40c to +120c 12-bits 16-lead qsop rq-16 98 adt7316arqz-reel 1 ?40c to +120c 12-bits 16-lead qsop rq-16 2,500 adt7316arqz-reel7 1 ?40c to +120c 12-bits 16-lead qsop rq-16 1,000 EVAL-ADT7316EB evaluation board 1 z = pb-free part.
adt7316/adt7317/adt7318 rev. b | page 43 of 44 notes
adt7316/adt7317/adt7318 rev. b | page 44 of 44 notes ?2003C2007 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. c02661-0-1/07(b)

▲Up To Search▲

Price & Availability of EVAL-ADT7316EB

	To Download EVAL-ADT7316EB Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .